DC transfer characteristic measurements have been carried out on one n-channel Si/SiGe MODFETs with a MOS gate at three different substrate biases. For our layer structure, electrons are supplied into the strained Si quantum well (QW) from the top heavily doped layer and below the QW is non-intentionally doped (setback). Here, we numerically studied the setback layer, for which the doping can be systematically designed to reduce the influence of the substrate bias on the threshold voltage (VTH) shift. By inserting and positioning a layer of 15 nm-thick heavily doped n+ (2.10" cm") into the 700nm-thick setback layer, we found that, when we positioned the n+ layer 635 nm below the QW, the VTH shifted by only 37 mV and only a slight change of the subthreshold slope occurred, 3.12 mV/dec, for -2 V applied to the substrate
Introduction
Improvements in the frequency response of silicon-based circuits can be achieved through the use of Si/SiGe modulation-doped field-effect transistors (MODFETs) which exhibit higher camer mobilities for both n-and p-channels than their Si MOSFET counterparts [1]- [2] . The possibility of achieving highmobility p-channels also makes these new devices very attractive for integrated CMOS circuits [3] .
The basic building blocks for analog circuits using n-channel Si/SiGe oxide-gated MODFETs operating in the sub-threshold region exhibit promising characteristics for low-power high-frequency applications [4] . Nevertheless, some improvements in transistor design must be made in order to permit the integration of this kind of device. One of the most important concerns in MOSFET and MODFET integration is the reduction in the body effect. Commonly, Si/SiGe n-MODFETs are manufactured on p-substrates to reduce substrate current, but until now little attention has been paid to a design suitable for device immunity against substrate bias. Furthermore, the slope of the transfer-characteristic in the sub-threshold region, a critical parameter for the performance of micro-power circuits, can be modified by substrate polarisation. This paper focuses on the study of body effect and optimisation of the device to reduce the impact of the former in Si/SiGe field-effect transistors.
Study and results
The layer-structure of the non-optimised transistors [3] is depicted in Figure 1 . The thickness of each layer and doping profile are shown in Table 1 (design A) and in Figure 2 respectively. In Figure 3 , we show the experimental and calculated (using MediciTM [5] The origin of this sub-threshold slope improvement when a negative-bias is applied to the substrate terminal is attributed to a reduction in the parasitic conduction across the low-mobility SBL. As a consequence of this, most of the current will be in the high-mobility QW, leading to the observed increase in the slope of the current. Moreover, negative values of VBS increase the range of the exponential-like behaviour of the transfer characteristics in the sub-threshold region that ends for sufficiently negative values of VGS due to leakage current through the SBL.
The main consequence of the above in terms of device design is that a trade-off between the body effect and the sub-threshold swing occurs: if a reduction in the body effect is attempted by increasing the doping of the SBL, this will lead to a poor performance of the transistors owing to the parasitic current through the SBL [ 6 ] . In order to improve the performances of the transistor a new design of the layer structure (Tablel, Design B) and doping profile ( Figure 4 ) has been developed Devices are being fabricated on the wafers containing the new layer structure design. Many parameters of design B are different from those shown in design A (such as the doping and thickness of the supply layer). However in this paper we concentrate on the most relevant feature concerning the body effect; namely, the doping profile of the SBL.
A concept similar to the one used in the reduction of the Early effect in bipolar transistors has been employed to reduce the body effect. In design A the p-n junction in the SBL was abrupt with both sides non-intentionally doped. This design helps the modulation of the conduction band position in the channel region by VBs: as VBS is made more negative, the n side in the SBL is progressively depleted. This parasitic control of drain current by the substrate leads to a reduction in the transconductance that will degrade the overall transistor performance. In design B we have introduced a technologically feasible thin (15nm) n-doped region (2.lO"~m-~) inside the SBL (Figure 4 ). The role of the t h s n' plane is to prevent the channel in the quantum well (QW) from being depleted when the substrate is reverse-biased. The doping of the region in the SBL closer to the QW is intentionally kept low in order to guarantee both highmobility in the channel and low leakage current. Also the n+ plane in the SBL is designed to operate under nearly depleted conditions for VBs=OV, in order to avoid any contribution to current leakage.
In order to analyse the influence of the position of the nf layer we performed Medici simulations of three structures (namely B1, B2 and B3 in Table 2 ) using the same layer structure and doping levels as described for the design B in Table 1 , but we placed the n' layer at different positions in the SBL. The transfer characteristic obtained in simulations for VBs=OV and VBs=-2V are plotted in Figure 5 . In Table 2 we summarise the main results for the sub-threshold region. From these results, we can conclude that the n+ plane can effectively reduce the shift of the VTH value due to reverse-biasing of the substrate. A gain in immunity against the body effect, crucial for the integration of the device, is obtained while at the same time retaining reasonable sub-threshold swing and slope. The position of the n' plane plays an important role: the B3 structure exhbits almost unnoticeable modifications of both sub-threshold slope (S=3.12mV/dec) and VTH (37mV) when VBS is changed from OV to -2V. This is a consequence of both the more efficient screening of the substrate potential and the lower contribution to leakage current across the ni plane since the latter is closer to the substrate. Figure 6 illustrates this. As can be seen in this figure, in Bl, B2 and B3 the concentration of electrons in the subthreshold region only undergoes small changes when the bias of the substrate changes from 0 to -2V. The main changes in electron concentration arises in the region of the SBL next to the QW. As justified above, the progressive depletion of this region due to the reverse biasing of the p-n junction in the SBL leads to a higher slope (exponential-like behaviour of the transfer characteristic). For the B3 structure, the current across the SBL is very low for VBs=OV and a reverse bias cannot significantly improve the value of the current slope in the sub-threshold region (already very close to the theoretical minimum). Therefore, the effect of the substrate bias on the transfer characteristics of the B3 structure is almost neglible.
Conclusions
We present a study of the influence of the substrate polarisation in a Si/SiGe MODFET operating in the sub-threshold region. We show that conventional design using a p-n junction in the setback layer (SBL) for substrate isolation leads to a significant dependence of both threshold voltage and sub-threshold current slope on the bias of the substrate terminal. We demostrate that by performing a doping engineering of the SBL we can simultaneously obtain low levels of leakage current across the setback layer in the subthreshold regime, values of S close to the theoretical limit, and a significant reduction in the influence of substrate bias on the threshold voltage. This new design will enable the use of Si/SiGe MODFETs in highperformance integrated circuits for low-power and high-frequency applications. Table 1 . Depth from the top of the gate oxide (pm) Figure 6 . Electron profiles for in the three structures (Bl, B2 and B3) for VBS=O (higher concentrations) and -2V (lower concentrations). The drain to source bias is 0.1V. The gate to source bias is -0.7V (sub-threshold region).
